Please use this identifier to cite or link to this item:
|Type:||Artigo de periódico|
|Title:||A proposal for the implementation of ternary digital circuits|
|Abstract:||A non-classical multi-valued logic based on Post algebra is presented. Besides the conventional Post's cyclic negation, this non-classical logic algebra defines new operators that simplify the truth-table minimization techniques. An electronic implementation of this algebra for a three-level logic is proposed. Electronics gates of Post negation and the new operators were designed and simulated using current mode circuits. These gates can be easily interconnected to form nip-flops, counters and other conventional digital gates in a true three-level gate logic. ASICs with mixed analog/digital high-speed processing can benefit from this current processing ternary logic, which can be easily implemented in bipolar technology. (C) 1997 Elsevier Science Ltd.|
|Editor:||Elsevier Advanced Technology|
|Citation:||Microelectronics Journal. Elsevier Advanced Technology, v. 28, n. 5, n. 533, n. 541, 1997.|
|Appears in Collections:||Unicamp - Artigos e Outros Documentos|
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.